



AMENDMENTS TO EXPLANATION OF REFERENCES

- 1... FIRST INTERLAYER INSULATION FILM
- 2... LOWER LEVEL WIRING LAYER
- 3, 5... ETCHING STOPPER FILM
- 4... SECOND INTERLAYER INSULATION FILM
- 4a... SILYLATED LAYER, SILYLATED DIFFUSION LAYER OR MIXED LAYER
- 4b... SILICON OXIDE LAYER (PROTECTIVE LAYER)
- 6... THIRD INTERLAYER INSULATION FILM
- 6a... SILYLATED LAYER, SILYLATED DIFFUSION LAYER OR MIXED LAYER
- 6b... SILICON OXIDE LAYER (PROTECTIVE LAYER)
- 7, 7'... HARD MASK FILM
- | 8, 8a, 8b... ~~ORGANIC BASED~~ORGANIC-BASED ANTI-REFLECTION FILM (ORGANIC FILM)
- 9... BARRIER METAL LAYER
- 10... COPPER
- 40... SECOND INTERLAYER INSULATION FILM
- R... RESIST
- VH... VIA HOLE

REMARKS

This Preliminary Amendment is requested prior to the initial examination of the above-identified patent application to address minor matters of form and syntax. No new matter has been added. If the Examiner has any suggestions for placing this application in even better form, the Examiner is invited to telephone the undersigned at the number listed below.

Dated: October 17, 2005

Respectfully submitted,

By

Ronald P. Kananen

Registration No.: 24,104

RADER, FISHMAN & GRAUER PLLC

1233/20th Street, N.W.

Suite 501

Washington, DC 20036

(202) 955-3750

Attorney for Applicant



DESCRIPTION

A METHOD OF PRODUCING A SEMICONDUCTOR DEVICE AND A SEMICONDUCTOR DEVICE

5

TECHNICAL FIELD

The present invention relates to a method of producing a semiconductor device, including a step of forming an opening portion on an ~~organic~~-organic-based interlayer insulation film wherein the relative permittivity can be made lower than that in the case of an inorganic insulation material, and a semiconductor device having a wiring structure of so-called ~~dual~~-dual-damascene structure.

15

BACKGROUND ART

Due to demands for a semiconductor circuit at a higher speed with lower power consumption, copper has been used as a wiring material. Since it is difficult to perform etching on copper, the ~~dual-damascene~~dual-damascene method of forming wiring trenches and via holes on an interlayer insulation film and, then burying copper therein at a time has been widely applied. The ~~dual-damascene~~dual-damascene method is roughly divided into a first-via--type for engraving a via plug first and a

first-trench type for engraving a wiring trench first.

Below, a method of forming a ~~first-via type~~first-via-type dual-damascenedual-damascene structure will be explained.

5 FIG. 1 to FIG. 8 are sectional views showing a method of forming a conventional ~~first-via type~~first-via-type dual-damascenedual-damascene structure. Note that in these drawings, the case of further forming a via hole and a wiring layer together on a wiring layer is shown,
10 but the basic process is the same also in the case of forming a via hole and a wiring layer on a semiconductor substrate.

As shown in FIG. 1, on a first interlayer insulation film 101 already formed with a wiring layer
15 102, an etching stopper film 103, a second interlayer insulation film 104, an etching stopper film 105, a third interlayer insulation film 106 and a hard mask film 107 are stacked in order.

As shown in FIG. 2, by using a lithography
20 technique and a dry etching technique, the hard mask film 107, the third interlayer insulation film 106, the etching stopper film 105, and the second interlayer insulation film 104 are partially etched until the etching stopper film 103 as the lowermost layer is
25 exposed, so that a via hole VH is formed.

As shown in FIG. 3, an etching stopper resin 108 is coated to the entire surface and buried in the via hole VH. At this time, sidewalls of the via hole VH ~~is~~ are completely covered with the resin 108.

5 As shown in FIG. 4, a resist R is coated and a ~~trench~~ trench-shaped wiring pattern RP is transferred thereon by using a lithography technique.

As shown in FIG. 5, by using the resist R as a mask, the resin 108 thinly coated to the upper surface and
10 sidewalls of the via hole VH, the hard mask film 107 and the third interlayer insulation film 106 are subjected to dry etching, so that a wiring pattern trench CG is engraved.

At this time, a resin 108b remains on the bottom of
15 the via hole VH and functions as a stopper when performing etching on the hard mask 107 and the third interlayer insulation film 106 so as to prevent a lower wiring layer (or a substrate) of the via hole VH from being damaged as a result ~~that~~ of the etching stopper
20 layer 103 ~~is~~ being dug. The etching stopper film 103 is normally thin. Therefore, the etching stopper film 103 is insufficient as a stopper when performing etching on the hard mask film 107 and the third interlayer insulation film 106, and an etching stopper composed of the resin
25 108b is necessary.

Next, as shown in FIG. 6, the resist R and resins 108a and 108b are removed by oxygen ashing.

As shown in FIG. 7, overall dry etching is performed to remove exposed portions of the etching stopper films 103 and 105. At this time, a part of an upper surface of the hard mask film 107 is shaved and a thinner hard mask film 107' remains.

On inner walls of the via hole VH and the wiring trench CG, a barrier metal layer 109 and a copper plating seed layer are thinly formed and copper 110 is buried by a plating method. After that, excessive copper on the upper surface is removed by using the CMP (Chemical Mechanical Polishing) method. At this time, the hard mask film 107' functions as a polishing stopper in the CMP step of the copper. The hard mask film 107' is finally removed in a CMP step under a different condition from that in the case of copper.

From the above, as shown in FIG. 8, a ~~dual-~~
~~damascenedual-damascene~~ dual-damascene structure of copper wiring composed of the barrier metal layer 109 and copper 110 is completed.

For a ~~the~~ purpose of reducing a wiring delay, an ~~organic~~ organic-based ~~low-low-relative-relative-~~ permittivity film has been proposed for an interlayer insulation film.

However, when an ~~organic~~organic-based film is used for the second and third interlayer insulation films 104 and 106, since the buried resin 108 and the resist R are also ~~organic-based~~organic-based films, a via hole inner wall portion of the ~~organic-based~~organic-based second and third interlayer insulation films 104 and 106 changes in quality or corrodes in the steps of peeling the buried resin 108 and the resist R in FIG. 5 and FIG. 6. Therefore, in the step in FIG. 8, the barrier metal layer 109 cannot be preferably formed on the via hole inner wall portion. As a result, the copper 110 diffuses into the second and third interlayer insulation films 104 and 106 when burying the copper 110, or a void arises in the copper 110 buried in the via hole VH, which results in a decline of electric characteristics of a device.

Also, when a corrosion amount of the interlayer insulation films 104 and 106 is large, a variety of problems arise, such that a line width error arises in the lithography step, a distance cannot be secured between the wiring and other wiring, and an alignment error thereof arises.

DISCLOSURE OF THE INVENTION

An object of the present invention is to provide a method of producing a semiconductor device, including a

step capable of protecting an already formed opening portion of an ~~organic-based~~organic-based interlayer insulation film, and a semiconductor device.

A method of producing a semiconductor device according to a first aspect of the present invention is to attain the above object and includes a step of depositing ~~organic-based~~organic-based interlayer insulation films,₊ a step of forming an opening portion on the ~~organic-based~~organic-based interlayer insulation films,₊ and a step of silylating to reform a wall surface portion of the ~~organic-based~~organic-based interlayer insulation films exposed in the opening portion.

Preferably, a step of forming protective layers including an ~~inorganic-based~~organic-based insulation material on a silylated surface of the opening portion wall surface is furthermore included.

Also, preferably, a step of forming an ~~organic-based~~organic-based substance in a state of being formed with the opening portion and removing the ~~organic-based~~organic-based substance at least from the opening portion after the silylation is furthermore included.

Furthermore, preferably, a porous organic insulation film is formed as the ~~organic-based~~organic-based interlayer insulation films.

A method of producing a semiconductor device

according to a second aspect of the present invention is
 to attain the above objects, and it is a method of
 producing a semiconductor device including a step of
 forming an opening portion on ~~organic-based~~organic-based
 5 interlayer insulation films, including a step of
 depositing ~~organic-based~~organic-based interlayer
 insulation films containing a silylating agent, a step
 of forming an opening portion on the ~~organic-~~
~~based~~organic-based interlayer insulation films, and a
 10 step of forming protective layers composed of an
~~inorganic-based~~organic-based interlayer insulation
 material on an inner wall surface of the opening portion
 containing a silylating agent.

According to the method of producing a
 15 semiconductor device according to the first and second
 aspects, even in the case where after forming an opening
 portion on an ~~organic-based~~organic-based interlayer
 insulation film, other ~~organic-based~~organic-based
 material enters in the opening portion and there is a
 20 step of removing the same, etching of an ~~organic-~~
~~based~~organic-based interlayer insulation material does
 not proceed on the opening portion inner wall portion
 changed in quality by change in quality the opening
portion's inner wall, which is protected by the
 25 silylation of the ~~organic-based~~organic-based material.

For example, when removing a ~~net-not-~~silylated resist in a subsequent photoresist process, the opening portion is protected by the silylated portion and a the shape thereof does not deform.

5 When using a porous ~~organic-based~~organic-based insulation film as an ~~organic-based~~organic-based interlayer insulation film, a silylating agent easily diffuses. Also, when a silylating agent is contained in an interlayer insulation film from the start, the
10 silylation step becomes unnecessary.

 According to a method of producing the present invention, only by adding a simple step of silylation, can an opening portion once formed on an ~~organic-based~~organic-based interlayer insulation film can be
15 protected in a step of removing other ~~organic-based~~organic-based material as explained above. Therefore, a high pattern accuracy can be maintained high when processing an ~~organic-based~~organic-based interlayer insulation film having lower relative permittivity than
20 that of an ~~inorganic-based~~organic-based insulation material. Also, ~~when burying a conductive material in the opening portion, the conductive material can be preferably buried.~~ As a result, introduction of an ~~organic-based~~organic-based interlayer insulation film
25 becomes easy, and a semiconductor device at a higher

speed with lower power consumption comparing with a semiconductor device having an ~~inorganic-based~~organic-based interlayer insulation film can be easily realized.

A semiconductor device according to a third aspect of the present invention is to attain the above object, and ~~which~~ comprises two ~~organic-based~~organic-based interlayer insulation films stacked on top of another, wherein a via hole is formed on a ~~lower~~lower-layer interlayer insulation film and a wiring trench connected to the via hole is formed on an ~~upper~~upper-layer interlayer insulation film of the two ~~organic-based~~organic-based interlayer insulation films, and ~~having~~has a wiring configuration that ~~in which~~ a conductive material is buried in the wiring trench and the via hole; wherein an ~~inner~~inner-wall portion of the via hole of a ~~lower~~lower-layer interlayer insulation film of the two interlayer insulation films is provided with a silylated molecule containing layer, and a protective layer composes an ~~inorganic-based~~organic-based insulation substance formed on a via hole inner wall surface portion of the silylated molecule containing layer.

In this semiconductor device, since a silylated molecule containing layer and a protective layer are formed on a via hole inner wall portion of the ~~lower~~

lower-layer interlayer insulation film, the shape is not deformed. As a result, a conductive material is preferably buried and a void, etc. do not arise. Also, when there are is a plurality of such wiring structures, distance between wirings or a mutual distance between wiring and a via hole portion is maintained to be constant.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a sectional view after forming a hard mask film in forming a conventional ~~first-via-type~~ first-via-type ~~dual-damascene~~ dual-damascene structure.

FIG. 2 is a sectional view after forming a via hole in forming a conventional ~~first-via-type~~ first-via-type ~~dual-damascene~~ dual-damascene structure.

FIG. 3 is a sectional view after burying an ~~organic~~ organic-based substance in forming a conventional ~~first-via-type~~ first-via-type ~~dual-damascene~~ dual-damascene structure.

FIG. 4 is a sectional view after forming a resist having a wiring trench pattern in forming a conventional ~~first-via-type~~ first-via-type ~~dual-damascene~~ dual-damascene structure.

FIG. 5 is a sectional view after forming a wiring trench in forming a conventional ~~first-via-type~~ first-via-type

type dual-damascenedual-damascene structure.

FIG. 6 is a sectional view after removing a resist and resin in forming a conventional ~~first-via-type~~ first-via-type dual-damascenedual-damascene structure.

5 FIG. 7 is a sectional view after removing a part of an etching stopper film in forming a conventional ~~first-via-type~~ first-via-type dual-damascenedual-damascene structure.

10 FIG. 8 is a sectional view after performing the CMP of copper in forming a conventional ~~first-via-type~~ first-via-type dual-damascenedual-damascene structure.

FIG. 9 is a sectional view of a wiring structure of a semiconductor device according to an embodiment of the present invention.

15 FIG. 10 is a sectional view after forming a hard mask film in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 11 is a sectional view after forming a via hole in producing a semiconductor device according to a first embodiment of the present invention.

20 FIG. 12 is a sectional view after silylation in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 13 is a sectional view after forming a protective layer in producing a semiconductor device

according to a first embodiment of the present invention.

FIG. 14 is a sectional view after forming a resist having a wiring trench pattern in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 15 is a sectional view after removing a part of an ~~organic-based~~organic-based anti-reflection film in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 16 is a sectional view after removing a part of a hard mask film in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 17 is a sectional view after forming a wiring trench in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 18 is a sectional view after removing an etching stopper film in producing a semiconductor device according to a first embodiment of the present invention.

FIG. 19 is a sectional view after forming a protective layer in producing a semiconductor device according to a second embodiment of the present invention.

FIG. 20 is a sectional view after forming a wiring trench in producing a semiconductor device according to a second embodiment of the present invention.

FIG. 21 is a sectional view after performing the

CMP of copper in producing a semiconductor device according to a second embodiment of the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

5 [First Embodiment]

FIG. 9 is a sectional view of a wiring structure of a semiconductor device according to an embodiment of the present invention. Here, the case of further forming on a wiring layer a wiring pattern of a ~~dual-damascene~~dual-damascene structure wherein a via hole and a wiring layer are integrated will be explained as an example.

A conductive material is buried in a first interlayer insulation film 1, and a ~~lower~~lower-level wiring layer 2 is formed. On the first interlayer insulation film 1, an etching stopper film 3, a second interlayer insulation film 4, an etching stopper film 5, a third interlayer insulation film 6 and a hard mask film 7 are stacked in order.

A via hole is formed on the etching stopper film 3 and the second interlayer insulation film 4. The via hole has a pattern of an isolated, approximately circular, shape or a short trench shape when looking from the above, and is provided, suitably, on a required portion on the long ~~lower~~lower-level wiring layer 2.

25 A wiring trench having a little wider width than

the via hole is formed on the etching stopper film 5 and the third interlayer insulation film 6. The wiring trench is formed to be a predetermined pattern of passing over the via hole.

5 A barrier metal layer 9 is formed on an inner wall of the wiring trench and the via hole, and copper 10 is buried in the wiring trench and the via hole over the barrier metal layer 9. As a result, a ~~dual-damascenedual-~~damascene structure is formed.

10 In the ~~dual-damascenedual-~~damascene structure of the present embodiment, particularly, both of the second interlayer insulation film 4 and the third interlayer insulation film are composed of an ~~organic-based~~organic-based interlayer insulation material, preferably an
15 ~~organic-based~~organic-based insulation material having lower relative permittivity than that of a normal, inorganic, interlayer insulation material, such as silicon dioxide.

Furthermore, as a characteristic point of the present embodiment, particularly, a silylated layer or a
20 silylating agent diffusion layer 4a and a protective layer 4b composed of an ~~inorganic-based~~organic-based insulation material, obtained by reacting a surface of the silylated layer, are formed on a via hole side
25 surface portion of the second interlayer insulation film

4 as a lower layer. As a material of the protective layer 4b, silicon oxide generated by reacting the silylated layer or the silylating agent diffusion layer 4a with oxygen may be mentioned as an example.

5 Note that according to a ~~later explained~~ example of a production method explained later, a silylated layer or a silylating agent diffusion layer and a protective layer are also formed on a hole when forming a via hole formed on the third interlayer insulation film 6 in the
10 same way as in the case of the inner walls, but they are removed when forming a wiring trench and does not appear on a completed ~~dual-damascene~~ dual-damascene structure.

 The reason of providing the protective layer 4b will be explained in a ~~later explained~~ production method explained later.
15

 Next, a method of forming the ~~dual-damascene~~ dual-damascene structure will be explained with reference to the drawings.

 FIG. 10 to FIG. 18 are sectional views in producing
20 a semiconductor device according to the present embodiment.

 On a semiconductor substrate (not shown) formed with an element, a ~~lower~~ lower-level wiring layer 2 buried in a first interlayer insulation film 1 in
25 accordance with need is formed. The ~~lower~~ lower-level

wiring layer 2 may be formed by a ~~dual-damascene~~dual-damascene process to be explained below, but here, an embodiment of the present invention will be explained on a wiring layer formed thereon.

5 On the first interlayer insulation film 1, an etching stopper film 3, a second interlayer insulation film 4, an etching stopper film 5, a third interlayer insulation film 6 and a hard mask film 7 are formed in order by the CVD (Chemical Vapor Deposition) method or
10 spin-coating method.

As the second and third interlayer insulation films 4 and 6, an ~~organic-based~~organic-based interlayer insulation film having low relative permittivity is preferable.

15 As an ~~organic-based~~organic-based interlayer insulation film having low relative permittivity, any one of a methyl group-containing SiO₂ film, a ~~polyimide~~
20 polyimide-based polymer film, a ~~polyarylether~~polyarylether-based polymer film, a Teflon (registered trademark)-based polymer film, a ~~polyarylether~~polyarylether-based polymer film and an amorphous carbon film doped with fluorine is used. Specifically, as a methyl group-containing SiO₂,
25 "LKD-T400 (product name)" made by the JSR Corporation may be used. As a ~~polyarylether~~polyarylether-based polymer material, for example, "SiLK (trademark)" made by the Dow

Chemical Company or "FLARE (trademark)" made by the Honeywell Electronic Materials may be used.

As a material for the etching stopper films 3 and 5 and the hard mask film 7, a material having high etching selectivity to an interlayer insulation film material is used. Also, particularly, the hard mask film 7 has a role as a stopper of the CMP (Chemical Mechanical Polishing) of copper, and a material thereof is selected also by taking that point in consideration.

For example, when a ~~polyarylether~~polyarylether-based resin is selected as an ~~organic-based~~organic-based low relative permittivity insulation material, silicon nitride is preferable as a material of the etching stopper films 3 and 5 and the hard mask film 7.

A specific example of forming the stacked films is, for example, as given below.

First, a SiN film is formed to be 50 nm or so as an etching stopper film 3 by the CVD method. As the second interlayer insulation film 4, a ~~polyarylether~~polyarylether-based resin having the relative permittivity of 2.6 is spin-coated, and a solvent is spun off by heating the substrate at 130°C for 90 seconds to obtain the final film thickness of 350 nm. Also, the substrate is heated at 300°C for one hour to cure the second interlayer insulation film 4. Next, as the etching

stopper film 5, a SiN film is formed to be 50 nm or so by the CVD method. As the third interlayer insulation film 6, a ~~polyarylether-based~~polyarylether-based resin having relative permittivity of 2.6 is spin-coated, and a solvent is spun off by heating the substrate at 130°C for 90 seconds to obtain the final film thickness of 250 nm. Also, the substrate is heated at 300°C for one hour to cure the third interlayer insulation film 6. Finally, as the hard mask film 7, a SiN film is formed to be 120 nm or so by the CVD method. In this example, since the hard mask film 7 and the etching stopper film 5 are the same material (SiN), a the thickness of the hard mask film 7 is set to be a little thick so that a sufficient film thickness remains as a mask when forming a via hole or as a hard mask when performing the CMP of copper, even when subtracting an the etching stopper film thickness. When the thickness of the etching stopper 5 is 50 nm, 120 nm or so is sufficient for the hard mask film 7.

As shown in FIG. 11, a via hole VH is formed on the stacked films 3 to 7 by using a lithography technique and a dry etching technique.

A specific example of forming the via hole is, for example, as given below.

An ~~organic-based~~organic-based anti-reflection film is formed on the hard mask film 7, and an ~~acetal~~acetal-

based chemically amplified resist is coated thereon. For example, by using a KrF excimer laser exposure apparatus, a via hole pattern is transferred to the resist and developed for patterning. When using KrF excimer laser exposure, for example, a hole having a diameter of 180 nm can be formed at minimum pitches of 360 nm.

After that, by reactive ion etching (RIE) using the resist pattern as a mask, the hard mask film 7, the third interlayer insulation film 6, the etching stopper film 5 and the second interlayer insulation film 4 are continuously etched by successively switching an etching gas. For example, a mixed gas of CHF_3 , Ar and O_2 may be used when performing etching on the hard mask film 7, a mixed gas of NH_3 and H_2 may be used when performing etching on the third interlayer insulation film 6, a mixed gas of C_5F_8 , CH_2F_2 , Ar and O_2 may be used when performing etching on the etching stopper film 5, and a mixed gas of NH_3 and H_2 may be used when performing etching on the second interlayer insulation film 4. While depending on a the resist material and a the coating condition, when etching a fine hole having the above diameter and pitches, the resist and the ~~organic-based~~ organic-based anti-reflection film are also etched off when performing etching on the third interlayer insulation film 6. ~~In etching after~~ After the resist, etc.

are etched off, the hard mask film 7 as the uppermost layer functions as an etching mask.

As a result, a via hole VH is formed.

In a step shown in FIG. 12, a silylated layer or a silylated diffusion layer 4a is formed on an exposed surface of the second and third interlayer insulation films 4 and 6.

As a method of silylation, there ~~are~~ is a vapor silylation resist process for exposing the substrate wherein the via hole VH is formed on the ~~organic-~~ basedorganic-based interlayer insulation films 4 and 6 to vapor of a silylating agent and a method of doping the same in a solution ~~including~~ which includes a silylating agent.

In the vapor silylation resist process, vapor of a silylating agent of hexamethyldisilazane (HMDS), dimethylsilyldimethylamine (DMSDMA), trimethyldisilazane (TMDS), trimethyldimethylamine (TMSDMA), dimethylaminotrimethylsilane (TMSDEA), heptamethyldisilazane (HeptaMDS), aryltrimethylsilane (ATMS), hexamethyldisilane (HMD Silane), bis[dimethylamino]methylsilane (B[DMA]MS), bis[dimethylamino]dimethylsilane (B[DMA]DS), hexamethylcyclotrisilazane (HMCTS), or diaminosiloxane, etc. may be used.

Also, as a solution including a silylating agent, for example, a solution obtained by dissolving any one of the above silylating agents in a xylene, etc. and adding 2-methylpyrrolidone as a reaction catalyst may be used.

5 The ~~organic-based~~organic-based interlayer insulation films 4 and 6 are normally heated at a high temperature so as not to absorbing moisture and are subjected to processing foref removing an-OH groups as much as possible. However, due to a heat resistance

10 problem, the heat processing cannot be performed at a very high temperature and an-OH groups are ~~is~~ normally not completely removed. Also, since the inner walls after forming the via hole VH are exposed to a cleaning

15 solution or air after etching ~~or an air~~, an OH group is often bonded with an end of a polymer compound. In the above silylation process, the OH groups and the

20 silylating agent are brought to react and form a silylated layer on hole inner walls. Also, other than the OH groups, the silylated layer is formed by reacting with

 non-bonded hands -O- of oxygen on the surface in some cases.

 In this meaning, for promoting silylation, the ~~organic-based~~organic-based interlayer insulation films 4 and 6 may be heated at a lower temperature than the

25 normal, so as to be a degree of not to deteriorating

deteriorate the performance, or heateding only for a shorter time than the normal to increase a-residual OH groups.

Other than the silylated layer formed as above, a
 5 silylating-agent diffusion layer obtained by diffusing a silylating agent from the silylation layer or a layer including both of a silylated polymer and a diffused silylating agent is generated in some cases. In this case, a layer indicated by the reference numbers 4a and 6a in
 10 FIG. 12 collectively indicates any one of the layers or a layer in a different state.

A specific example of silylation is, for example, as given below.

In a silylation processing chamber, while placing
 15 the substrate on a hot plate and heating at 250°, it-the substrate is exposed to vapor of a silylating agent, for example, DMSDMA, of 75 Torr introduced into the chamber for 120 seconds. Under this condition, as shown in FIG. 12, mixed layers 4a and 6a of a silylated polymer and
 20 diffused silylating agent, respectively having a thickness of about 30 nm, are formed on the hole exposed inner walls of the ~~organic-based~~organic-based second and third interlayer insulation films 4 and 6.

In the method of exposing the substrate to vapor of
 25 a silylating agent as above, the same chamber as those

used in the HMDS processing for improving adhesiveness before applying the resist may be used. Accordingly, silylation can be easily realized by the apparatus configuration of a conventional coater developer, etc. as it is, or by using ~~what~~that obtained by adding a unit to a part thereof.

Also, in the method of doping the substrate in a silylated solution, a generally used batch or ~~single~~single-wafer chemical processing apparatus may be used. Accordingly, silylation can be easily realized by diverting a conventional apparatus.

In a step shown in FIG. 13, surface portions of the silylated layer or silylating agent diffused layers 4a and 6a are turned into, for example, silicon oxide to form protective layers 4b and 6b. When the protective layers 4b and 6b are composed of silicon oxide, it is sufficient only if the substrate is exposed to oxide plasma, and a normally used dry ashing apparatus and dry etching apparatus can be used. When exposing the substrate to oxide plasma, it is preferable to perform processing by setting oxide plasma energy low to a certain degree so as not to sputter surfaces of the silylated layer or silylating agent diffusion layers 4a and 6a.

A specific example of forming the protective layer

is, for example, as given below.

By using a ~~Transfer-Transfer-Coupled~~ plasma etching apparatus as a dry etching apparatus, oxygen plasma processing is performed on the substrate. A condition at this time is, for example, to expose the substrate brought to be -10°C for 20 seconds to oxygen plasma generated under an O₂ gas flow amount of 30 sccm, a pressure of 5 mTorr, ~~the~~an upper RF power of 20 W and ~~the~~a lower RF power of 5W. As a result, silylated molecules or a silylating agent reacts with oxygen, and silicon oxide layers 4b and 6b are formed to be a thickness of about 8 nm on the hole ~~inner~~inner-wall surfaces of the second and third interlayer insulation films 4 and 6 as shown in FIG. 13.

In a step shown in FIG. 14, an organic film 8 is formed for etching protection of a via hole bottom portion first.

As an organic film 8, an ~~organic-based~~organic-based anti-reflection film can be used. In this case, it is sufficient if a burying height on the via hole bottom portion at the time of spin-coating the ~~organic-based~~organic-based anti-reflection film 8 is lower than a height of the etching stopper film 5 in the middle, and side walls of the via hole at the upper portion are preferably thinly covered with the ~~organic-based~~organic-based

based anti-reflection film 8.

Continuously, a resist pattern R for a wiring trench is formed.

A specific example of forming a resist is, for
5 example, as given below.

A chemically--amplified negative resist R is coated to be a thickness of 530 nm or so on the ~~organic-~~
basedorganic-based anti-reflection film 8, and a wiring trench pattern is transferred by a KrF excimer laser
10 exposure apparatus and developed. As a result, a resist R of a wiring trench pattern having the same width as or a little wider than a via hole diameter is formed on an upper portion of the hard mask film 7. Here, a minimum width of the wiring trench pattern is 180 nm, which is
15 the same as the via hole diameter, and the minimum pitches are 360 nm.

When being out of the line width standard and alignment standard in a lithography step of a wiring trench, the ~~organic-based~~organic-based anti-reflection
20 film 8 and the resist R are peeled off and an ~~organic-~~basedorganic-based anti-reflection film and the resist are coated again. When peeling off the ~~organic-~~basedorganic-based anti-reflection film 8 and the resist R, it is cleaned up with a cleaning solution after oxygen
25 plasma ashing.

In the oxygen plasma ashing, for example, a down flow asher is used, and O₂ (a flow amount: 1700 sccm) and a mixed gas (a flow amount: 400 sccm) of H₂ and N₂ as a buffer gas are flown into a chamber under a gas pressure of 1.5 Torr to perform processing with an RF power of 1700 W at a substrate temperature of 200°C for 90 seconds. At this time, end surfaces in the hole of the second and third interlayer insulation films 4 and 6 are protected by the protective layers 4b and 6b.

Generally ~~A~~ generally used RCA cleaning method is used in the cleaning process after that and, for example, an SC-1 cleaning solution (a mixed solution of NH₄OH, H₂O₂ and H₂O) and an SC-2 cleaning solution (a mixed solution of HCl, H₂O₂ and H₂O) are used.

In a step shown in FIG. 15, etching is performed on the ~~organic-based~~ organic-based anti-reflection film 8 by using the formed resist R as a mask. At this time, an ~~organic-based~~ organic-based anti-reflection film portion being thinly coated from the middle to upper portion of the inner walls of the via holes VH is removed, and the ~~organic-based~~ organic-based anti-reflection film 8 is divided into a portion 8a immediately below the resist R and a portion 8b at the ~~via~~ via-hole bottom portion.

In a subsequent step shown in FIG. 16, ~~dry~~ dry etching by using the resist R is performed to remove a

portion of the hard mask film 7 exposed to the wiring trench pattern. When the hard mask film 7 is silicon nitride, a mixed gas of CHF_3 , Ar and O_2 is used in the dry etching.

5 In this state, dry etching for forming a wiring trench is performed by switching an etching gas.

A specific example of the etching is, for example,
as given below.

First, etching by using a mixed gas of C_5F_8 , Ar and
10 O_2 is performed to etch the protective layer (silicon oxide film) 6b on the hole inner wall portion of the third interlayer insulation film 6 and a mixed layer 6a of silylated polymer and a diffused silylating agent. Continuously, by switching to an etching gas of an
15 ~~organic-based~~organic-based insulation material, etching by using the resist R as a mask is performed to transfer the wiring trench pattern to the third interlayer insulation film 6. The resist R and the ~~organic-~~
~~based~~organic-based anti-reflection film 8a are composed
20 of the same ~~organic-based~~organic-based material as the third interlayer insulation film 6, so that, while depending on a film thickness of the resist and a depth of the wiring trench, these films R and 8a are normally removed when performing etching on the third interlayer
25 insulation film 6. After removing the resist R, the

etching stopper film 5 in the middle functions as a protective layer of the via hole VH. A section after the etching is shown in FIG. 17.

Note that when the resist R is not etched off when performing etching on the third interlayer insulation film 6 or in the case where controllability of an etching end point is so high that ~~a~~the shape of the via hole VH does not deform during the etching or the previous etching of the protective layer 6b, etc., the etching stopper 5 in the middle is unnecessary and a formation step thereof can be omitted in the step in FIG. 10. Also, when the ~~organic-based~~organic-based anti-reflection film portion 8b at the via hole bottom portion remains even a little at the etching end point shown in FIG. 17, the lowermost layer etching stopper film 3 can be also omitted. Inversely, when the lowermost etching stopper film 3 is sufficiently thick, a step of burying an organic substance of an anti-reflection film, etc. can be omitted.

In the illustrated example having the etching stopper films 3 and 5, a step shown in FIG. 18 is necessary. Namely, an etching stopper film 3 portion at the via hole bottom surface and an etching stopper film 5 portion on the wiring trench bottom surface are removed by overall etching.

A specific example of the overall etching is, for example, as below.

When the etching stopper films 3 and 5 are composed of silicon nitride, overall etching (etch back) by using
 5 a mixed gas of C_5F_8 , CH_2F_2 , Ar and O_2 is performed to remove the etching stopper films 3 and 5 in the via hole or in the wiring trench. At this time, ~~a~~ the thickness of the hard mask film 7 composed of the same material reduces and it becomes a thinner film 7' than the initial
 10 film.

Then, after cleaning the substrate, a barrier metal layer and a copper plating seed film are formed on inner walls of the via hole and wiring trench, and copper is buried in the via hole and wiring trench at a time by
 15 using a plating technique. Then, by using the CMP technique, excessive copper on the upper surface is removed. At this time, the hard mask film 7' functions as an end point stopper of the CPM. After that, by removing the hard mask film 7', the ~~dual-damascene~~ dual-damascene
 20 copper wiring structure shown in FIG. 9 is completed.

Note that in the case where controllability of the CPM end point of copper is high even without the hard mask film 7' and the resist is not etched off when performing etching of the via hole shown in FIG. 11 and
 25 performing etching of the wiring trench shown in FIG. 17,

the hard mask film 7' can be omitted from the beginning.

In the present embodiment, since the via hole inner wall portions of the second and third interlayer insulation films 4 and 6 are silylated to form the protective layers 4b and 6b, even in the case where the second and third interlayer insulation films 4 and 6 are composed of an ~~organic-based~~organic-based insulation material having low relative permittivity, the via hole inner walls are not attacked in a step of peeling a resist or other ~~organic-based~~organic-based material and etching other ~~organic-based~~organic-based insulation material. Thus, there is an advantage that a preferable hole shape can be maintained ~~till~~until the end. Therefore, the barrier metal layer 9 can be preferably formed, the copper 10 does not diffuse into the interlayer insulation films 4 and 6 when burying the copper 10, and a void of the copper 10 does not arise on the via hole portion. Furthermore, distance between wirings or a mutual distance between the wiring and the via hole portion is kept to be constant. As a result, electric characteristics of a semiconductor device using the multilayer wiring structure are preferable.

Since the silylation step only exposes the substrate to vapor or a solution of a silylating agent, a conventional processing apparatus can be used as it is or

by partially changing ited, so that it does not cause a big increase of costs in the process.

By combining the ~~dual-damascene~~dual-damascene copper wiring structure and an ~~organic-based~~organic-based interlayer insulation film having low relative permittivity, a highly integrated semiconductor device operating at a high speed with low power consumption can be easily produced at a low costs.

[Second Embodiment]

As a modified example of a first embodiment, the second interlayer insulation film 4 formed with a via hole can be composed of an ~~inorganic-based~~organic-based insulation material.

In the step shown in FIG. 10, instead of the second interlayer insulation film 4 composed of an ~~organic-based~~organic-based insulation material, a second interlayer insulation film composed of an ~~inorganic-based~~organic-based insulation material, for example, silicon oxide, is formed. The ~~inorganic-based~~organic-based second interlayer insulation film will be referred to by the reference number 40 in the explanation below and in drawings.

A via hole VH is formed by switching from an ~~organic-based~~organic-based etching condition to an ~~inorganic-based~~organic-based etching condition in the

same way as in FIG. 11, and silylation of the ~~organic-~~
~~based~~organic-based interlayer insulation film and
 formation of a protective layer are performed in
 subsequent steps shown in FIG. 12 and FIG. 13.

5 FIG. 19 is a sectional view after the formation of
 a protective layer in the second embodiment.

 Since the second interlayer insulation film 40 is
~~inorganic-based~~organic-based, it is not silylated, so
 that a protective layer is not formed, either. Since a
 10 material of the second interlayer insulation film 40
 itself is an ~~inorganic-based~~organic-based material, which
 is scarcely corroded when performing etching on an
~~organic-based~~organic-based material, formation of a
 protective film is not necessary. On the other hand, on
 15 the via hole inner walls of the ~~organic-based~~organic-
based third interlayer insulation film 6 are formed with
 a silylated layer or a silylated agent diffusion layer 6a
 and a protective layer 6b in the same way as in the first
 embodiment.

20 Below, in the same way as in the first embodiment,
 a step of burying the via hole of an organic material
 (for example, an ~~organic-based~~organic-based anti-
 reflection film) and a step of forming a wiring trench
 are performed, and copper is buried in the via hole and
 25 wiring trench at a time to complete the copper wiring

structure.

FIG. 20 is a sectional view after forming the wiring trench. FIG. 21 is a sectional view of the completed copper wiring structure.

5 In the second embodiment, the silylated layer or silylating agent diffusion layer 6a and the protective layer 6b are formed only on the side of the third interlayer insulation film 6 as an upper layer, but they are removed when performing etching on the wiring trench
10 (FIG. 20) and do not appear on the completed wiring structure (FIG. 21).

 However, since the hole sidewalls on the side of the third interlayer insulation film 6 as an upper layer are protected partway in the present embodiment, there is
15 an advantage that a shape of a hole upper portion does not deform even if formation of a resist at the time of photolithography of a wiring trench is repeated for any number of times. Particularly, in the case of applying a borderless contact structure wherein a wiring trench
20 pattern width and a via hole diameter below that are almost equal, when a shape of a hole upper portion is deformed by resist peeling, etc., it directly leads to wiring pattern deformation. But in the present embodiment, since the hole inner walls of the third interlayer
25 | insulation film 6 areis protected by the protective layer

6b until a required point, a problem of pattern deformation as such can be effectively prevented.

Particularly, prevention of pattern deformation on a via hole portion is effective for controlling variations between final wirings or a mutual distance between the wiring and via hole, and a void when at burying copper becomes a problem on a via hole portion with a small diameter. Therefore, the same effects as in the first embodiment can be obtained only by protecting the via hole inner walls of the interlayer insulation film 4 as a lower layer as in the present embodiment.

On the other hand, as to a reduction of a the capacity between wirings, the third interlayer insulation film 6 is composed of an ~~organic-based~~ organic-based insulation material having low relative permittivity in the present embodiment, and there is ~~an~~ advantages that at least the coupling capacitance between wirings can be reduced, and a semiconductor device at a high speed with low power consumption comparing with the case of using only an inorganic interlayer insulation film can be preferably produced.

[Third Embodiment]

In the above first and second embodiments, when the ~~organic-based~~ organic-based interlayer insulation films are composed of a porous film, diffusion of a silylating

agent is accelerated and a silylated layer or a silylating agent diffusion layer can be easily formed.

A specific example of forming the porous film is as given below.

5 As the third interlayer insulation film 6 (and second interlayer insulation film 4) shown in FIG. 10, a ~~perous-porous-type pelyarylether-based~~polyarylether-based resin is used. Since there are a number of vacancies, a silylating agent easily diffuses in the silylation step shown in FIG. 12, and a more stable silylating-
10 silylating-agent diffusion layer, silylated layer and silicon oxide film (protective layer) are formed on the hole inner walls.

15 An interlayer insulation film of a ~~perous-porous-type pelyarylether-based~~polyarylether-based resin is obtained by performing spin-coating of a liquid material obtained by dissolving a ~~pelyarylether-based~~polyarylether-based polymer and an organic oligomer in a solvent on a substrate, spinning off the solvent by
20 heating the substrate at 130°C for 90 seconds, and then heating the substrate at 300°C for one hour or so for curing. When heating for curing, the organic oligomer is pyrolyzed and a great number of fine vacancies are formed.

25 In the subsequent silylation processing, while placing the substrate on a hot plate in the chamber and

heating at 250°C, the substrate is exposed to vapor of a silylating agent DMSDMA flown into the chamber by a flow amount of 50 Torr for exactly 90 seconds. As a result, a mixed layer of silylated molecules and a diffused

5 silylating agent is formed to be thicker than that in the first embodiment, for example, about 30 nm, on a hole ~~inner~~ inner-wall portion of an ~~organic-based~~ organic-based interlayer insulation film.

After that, in the same way as in the first
10 embodiment, a protective layer composed of silicon oxide is formed by oxide plasma processing.

[Fourth Embodiment]

In the first and second embodiments explained above,
those protective layers added with a silylating agent
15 entirely in the ~~organic-based~~ organic-based interlayer insulation film at first can be used. Due to this, the silylation step shown in FIG. 12 becomes unnecessary.

A specific example of forming the ~~organic-~~
~~based~~ organic-based interlayer insulation film containing
20 a silylating agent is as given below.

When forming the third interlayer insulation film 6
(and the second interlayer insulation film 4) shown in
FIG. 10, a liquid material obtained by dissolving
~~polyarylether-based~~ polyarylether-based polymer and DMSDMA
25 as a silylating agent by 10 wt% or so in a solvent is

spin-coated on a surface to be stacked with an organic insulation film, the substrate is heated at 130°C for 90 seconds to spin off the solvent, and then, the substrate is heated at 300°C for one hour for curing. As a result, an ~~organic-based~~organic-based interlayer insulation film containing a silylating agent is easily formed. AThe content of the silylating agent is determined, so that relative permittivity of the ~~organic-based~~organic-based insulation material does not become very high.

The ~~organic-based~~organic-based interlayer insulation film contains a silylating agent or is partially silylated, so that silylation processing can be omitted. After that, in the same way as in the first embodiment, only by exposing the substrate to oxygen plasma, a protective layer composed of silicon oxide can be easily formed on the hole inner walls.

In the above first to fourth embodiments, the case of forming a ~~dual-damascene~~dual-damascene--structure wiring layer on a wiring layer is explained with drawings, but they can be applied to the case of forming the ~~dual-damascene~~dual-damascene--structure wiring layer on the substrate in the same way.

Also, the etching stopper films 3 and 5 and the hard mask films 7 and 7' can be omitted depending on the case, as explained above. Note that the etching stopper

film 5 in the middle is preferably provided as far as possible in terms of easy controllability of dry etching.

Furthermore, an organic material to be buried on the via hole bottom surface is not limited to an anti-
 5 reflection film material. For example, in the case of applying a multilayer resist process using a lower layer film and a Si--containing resist, or the lower--layer film, an SOG (Spin On Glass) and an upper--layer resist, in the photolithography step in forming a wiring trench,
 10 the ~~lower~~lower-layer film may be left on the via hole bottom portion. Namely, when performing dry etching on the ~~lower~~lower-layer film, a part of the lower film may be left on the hole bottom portion and used as a dry etching stopper.

15 Also, in the above four embodiments, a protective layer composed of silicon oxide was formed by exposureing to oxygen plasma in the silylation step, but this~~it~~ is just an example, and a protective layer composed of, for example, silicon nitride may be formed by exposureing to
 20 nitride plasma or a nitride radical.

Other than the above, a variety of modifications may be made within the scope of the present invention.

CLAIMS

1. A method of producing a semiconductor device,
including:

- 5 a step of depositing ~~organic-based~~organic-
based interlayer insulation films (4, 6);
- a step of forming an opening portion on the
 ~~organic-based~~organic-based interlayer insulation films (4,
6); and
- 10 a step of performing silylation to reform a
 wall surface portion of the ~~organic-based~~organic-based
 interlayer insulation films (4, 6) exposed in said
 opening portion.

 2. TheA method of producing a semiconductor
15 device according to claim 1, characterized by further
 including a step of forming protective layers (4b, 6b)
 including an ~~inorganic-based~~organic-based insulation
 material on a surface of said opening portion wall
 surface subjected to silylation.

20 3. TheA method of producing a semiconductor
 device according to claim 2, characterized by~~that~~ the
 inner wall surface of said opening portion, including
 silylated molecules as a result of silylation, is being
 exposed to oxide plasma to form a silicon oxide film for
25 protecting the inner wall of the opening portion in a

step of forming said protective films (4b, 6b).

4. TheA method of producing a semiconductor device according to claim 1, characterized by further including a step of forming an ~~organic-based~~organic-based substance in a state of being formed with said opening portion and removing the ~~organic-based~~organic-based substance at least from said opening portion after said silylation.

5. TheA method of producing a semiconductor device according to claim 4, characterized ~~by that~~
said opening portion comprisinging a via hole (VH) formed by penetrating two interlayer insulation films (4, 6) in a ~~dual-damascene~~dual-damascene wiring process, and

15 a step of forming a wiring trench (CG) connected to said via hole (VH) on an upper interlayer insulation film (6) of said two interlayer insulation films (4, 6) through the steps of coating a photo resist (R) and performing exposure and development in a state of
20 being formed with the via hole (VH) being~~is~~ further included.

6. TheA method of producing a semiconductor device according to claim 5, characterized by further including a step of forming an etching stopper film (5)
25 for protecting a via hole (VH) on a lower interlayer

insulation film (4) of said two interlayer insulation films (4, 6) in advance between said two interlayer insulation films (4, 6) when etching for forming said wiring trench (CG).

5 7. TheA method of producing a semiconductor device according to claim 6, characterized by~~that~~ said etching stopper film (5) comprisinging~~es~~ a silicon nitride film.

10 8. TheA method of producing a semiconductor device according to claim 5, characterized by~~that~~ at least said upper--layer interlayer insulation film (6) formed with said wiring trench (CG) of said two interlayer insulation films (4, 6) includinging~~e~~ an ~~organic-~~basedorganic-based insulation material.

15 9. TheA method of producing a semiconductor device according to claim 8, characterized by~~that~~ said ~~organic-based~~organic-based insulation material being~~is~~ any one of a methyl group-containing SiO₂ film, a polyimide--based polymer film, a parylene--based polymer film, a Teflon (registered trademark)--based polymer film, a poly-aryl-ether--based polymer film and an amorphous carbon film doped with fluorine.

20

 10. TheA method of producing a semiconductor device according to claim 1, characterized by forming a porous organic insulation film as said ~~organic-~~

25

~~based~~organic-based interlayer insulation films (4, 6).

11. A method of producing a semiconductor device including a step of forming an opening portion on ~~organic~~
~~based~~organic-based interlayer insulation films (4, 6),
 5 including:

a step of depositing ~~organic~~basedorganic-based
based interlayer insulation films (4, 6) containing a
 silylating agent;

a step of forming an opening portion on the
 10 ~~organic~~basedorganic-based interlayer insulation films (4,
 6); and

a step of forming protective layers (4b, 6b)
 comprising an ~~inorganic~~basedorganic-based interlayer
 insulation material on an inner wall surface of said
 15 opening portion containing a silylating agent.

12. TheA method of producing a semiconductor device according to claim 11, characterized by~~that~~ said protective film comprising es silicon oxide.

13. TheA method of producing a semiconductor
 20 device according to claim 11, characterized by~~that~~ an
 silicon--oxide film for protecting an inner wall surface
 of the opening portion being~~is~~ formed by exposing the
 inner wall surface of said opening portion containing a
 silylating agent to oxygen plasma in a step of forming
 25 said protective films (4b, 6b).

14. A semiconductor device, comprising two
~~organic-based~~organic-based interlayer insulation films (4,
 6) stacked on top of another, wherein a via hole (VH) is
 formed on a lower--layer interlayer insulation film (4)
 5 and a wiring trench (CG) connected to said via hole (VH)
 is formed on an upper layer interlayer insulation film
 (6) of the two ~~organic-based~~organic-based interlayer
 insulation films (4, 6), and having a wiring
 configuration in which~~that~~ a conductive material (9, 10)
 10 is buried in the wiring trench (CG) and said via hole
 (VH); wherein

an inner--wall portion of said via hole (VH)
 of a lower--layer interlayer insulation film (4) of said
 two interlayer insulation films (4, 6) is provided with a
 15 silylated molecules containing layer (4a) and a
 protective layer (4b) and includes an ~~inorganic-~~
~~based~~organic-based insulation substance formed on a via
 hole (VH) inner wall surface portion of the silylated
 molecules containing layer (4a).

20 15. TheA semiconductor device according to claim
 14, characterized by~~that~~ said protective layer (4b)
 comprisesinges silicon oxide.

16. TheA semiconductor device according to claim
 14, characterized by~~that~~ said opening portion
 25 comprisesinges a via hole (VH) formed by penetrating two

interlayer insulation films (4, 6) in a dual-
~~damascene~~dual-damascene wiring process.

17. TheA semiconductor device according to claim
 14, characterized ~~by that~~ an etching stopper film (5) for
 5 protecting a via hole (VH) of a lower--layer interlayer
 insulation film (4) of said two interlayer insulation
 films (4, 6) ~~being~~is formed between said two interlayer
 insulation films (4, 6).

18. TheA semiconductor device according to claim
 10 14, characterized ~~by that~~ said etching stopper film (5)
 comprisinges a silicon nitride film.

19. TheA semiconductor device according to claim
 15 14, characterized ~~by that~~ an ~~organic-based~~organic-based
 insulation material composing said two interlayer
 insulation films (4, 6) ~~being~~is any one of a methyl
 group-containing SiO₂ film, a polyimide--based polymer
 film, a parylene--based polymer film, a Teflon
 (registered trademark)--based polymer film, a poly-aryl-
 20 ether--based polymer film and an amorphous carbon film
 doped with fluorine.

20. TheA semiconductor device according to claim
 14, characterized ~~by that~~ said two ~~organic-based~~organic-
based interlayer insulation films (4, 6) comprisinge a
 25 porous organic insulation film.

ABSTRACT

A method of producing a semiconductor device

5 wherein an already formed opening portion inner wall of
an ~~organic-based~~organic-based interlayer insulation film
is prevented from changing in quality or corroding when
performing etching on another organic material. The
production method includes a step of depositing ~~organic-~~
10 ~~based~~organic-based interlayer insulation films (4, 6), a
step of forming an opening on the ~~organic-based~~organic-
based interlayer insulation films (4, 6), and a step of
silylating a wall surface portion of the ~~organic-~~
~~based~~organic-based interlayer insulation films (4, 6)
15 exposed in the opening portion for reforming (forming
reformed layers (4a, 6a) by silylation). A more
preferable production method further includes a step of
forming protective layers (4b, 6b) including an inorganic
~~based~~organic-based insulation material on a surface of
20 the silylated opening portion wall surface.

Explanation of References

- 1... FIRST INTERLAYER INSULATION FILM
- 2... LOWER LEVEL WIRING LAYER
- 5 3, 5... ETCHING STOPPER FILM
- 4... SECOND INTERLAYER INSULATION FILM
- 4a... SILYLATED LAYER, SILYLATED DIFFUSION LAYER OR MIXED
LAYER
- 4b... SILICON OXIDE LAYER (PROTECTIVE LAYER)
- 10 6... THIRD INTERLAYER INSULATION FILM
- 6a... SILYLATED LAYER, SILYLATED DIFFUSION LAYER OR MIXED
LAYER
- 6b... SILICON OXIDE LAYER (PROTECTIVE LAYER)
- 7, 7'... HARD MASK FILM
- 15 8, 8a, 8b... ~~ORGANIC-BASED~~ORGANIC-BASED ANTI-REFLECTION
FILM (ORGANIC FILM)
- 9... BARRIER METAL LAYER
- 10... COPPER
- 40... SECOND INTERLAYER INSULATION FILM
- 20 R... RESIST
- VH... VIA HOLE